Understanding configurable device architecture is vital for effective FPGA and CPLD design. Common building modules feature Configurable Logic Blocks (CLBs) or Functionally Programmable Logic Block (FPLBs) which house lookup arrays and registers, coupled with flexible interconnect lines. CPLDs generally use sum-of-products architecture positioned i